Visible Light Communication (VLC)-based systems are now applied widely in indoor positioning systems (IPS) in which VLC-based LED-beacons are assigned with fixed position identifications. In IPS, massive installation efforts of micro-controllers or programmable oscillators for VLC-LED beacons will be cut down if VLC-specialized hardwares are applied. Unfortunately, hardware implementations of VLC transmitters and receivers are not investigated until now; and encoding/decoding of run-length limited (RLL) codes and forward error correction (FEC) codes are processed purely on firmwares of embedded processors. However, recent works on soft-decoding of RLL have shown that they are heavy and time-consuming computations. This could be an obstacle, especially in low-end micro-controllers (MCUs) or system on chips (SoCs). In this paper, we introduce a couple of hardware implementations of compact VLC transmitter and receiver for the first time. Compared with related works, our VLC transmitter is non-RLL one, that means flicker mitigation can be guaranteed even without RLL codes. In particular, we have utilized a centralized bit probability distribution of a prescrambler and a Polar encoder to create a non-RLL flicker mitigation solution. Moreover, at the receiver, a 3-bit soft-decision filter is proposed to analyze signals received from real VLC channel to extract log-likelihood ratio (LLR) values and feed them to the FEC decoder. Therefore, soft-decoding of Polar decoder can be implemented to improve the bit-error-rate (BER) performance of the VLC system. Finally, we introduce a novel very large scale integration (VLSI) architecture for the compact VLC transmitter and receiver; and synthesis our design under FPGA/ASIC synthesis tools. Due to the non-RLL basic, our system has an evidently good code-rate and a reduced-complexity compared with other RLL-based receiver works. Also, we present FPGA and ASIC synthesis results of the proposed architecture with evaluations of power consumption, area, energy-per-bits and so on.
Introduction
1.1 VLC-beacon-based indoor positioning systems (IPS) VLC simultaneously provides both illumination and communication services. Specifically, VLC systems currently utilize visible light for communication that occupy the 380nm-750nm spectrum [1, 2] . Some modulation schemes have been introduced for VLC systems, e.g. Variable Pulse Position Modulation (VPPM), Onoff Keying (OOK), or Orthogonal Frequency Division Multiplexing (OFDM) and so on [2, 3] . The VLC transmitter modulates the digital information to light signals through a transmit (TX) front-end and a light-emitting diode (LED). Generally, indoor Ikoma, Nara, Japan Full list of author information is available at the end of the article localization applications which show users' locations in indoor buildings are getting more attentions from researchers and industry in recent years [3] . Several statistics show that human spend almost 80% time of a day indoor where global positioning systems (GPS) could not work [4] . Accordingly, indoor localization is the key to open a wide range of location-based service (LBS) applications. Indeed, mobile indoor positioning in retail is estimated up to $5 billion in 2018 [3] . Current approaches in indoor positioning which are often based on Wi-Fi, Ultra-wideband (UWB), Radio-Frequency Identification (RFID), or other RF wireless techniques [3] . These approaches often meet problems related to high cost of installation and management; or can not be used in Radio Frequency (RF) banned areas such as hospitals, planes or gas stations [3] . VLC-based arXiv:1805.03398v1 [eess.SP] 9 May 2018 indoor positioning solutions have promising characteristics such as low cost, high security, high spatial reuse, low co-channel interference, high-precision and so on [4, 3] . VLC-based solutions, therefore are considered widely as suitable candidates for indoor positioning. In VLC-beacon-based indoor localization systems, unique ID information are transmitted from VLC-LED bulbs for purposes such as identifying objects and locations [5] . Furthermore, beacon-based frames have been introduced in some publications with the sizes of 158-bit [5] , 56-bit [6] or 34 symbols (0.96ms) [7] . We found that the 158-bit beacon-based frame which is defined by Standard of Japan Electronics and Information Technology Industries Association (JEITA) [2, 7] should be considered because this work is confirmed by an association. Particularly, the structure of the JEITA's beacon-based frame includes three parts: start of frame (SOF), payload, and the end of frame (EOF). The SOF includes 6-bit preamble indicating the beginning of the frame, and another 8-bit defines the frame type. The payload includes 128-bit ID data. Finally, 16-bit cyclic redundancy is reserved for error correction [5] .
There is one fact that beacon broadcasting of VLCbased indoor localization systems does not require a high-speed link. Therefore, throughout this paper, we consider the OOK modulation because of its simplicity and easy implementation. Also, we favor in setting a low frequency for the proposed system to evaluate its performance.
Flicker mitigation problem
The brightness and stability of the light are strongly affected by the distribution of the 1's and 0's in the data frames. RLL coding is indispensable to avoid LED's flicker and guarantee the direct current (DC) balance in visible light communication systems. Therefore, many DC-balance solutions are introduced to maintain approximately equal numbers of zero and one bits in the data frames. As a result, flicker mitigation which based on DC-balance techniques is considered as one of essential concerns in any VLC systems. Moreover, when the light source is modulated for data communication, run-length of the data codewords should be carefully controlled to mitigate the potential flickers. To avoid flicker, the changes in brightness must be faster than the maximum flickering time period (MFTP), which is defined by the maximum time period that light intensity can change without being perceived by human eyes [8] . In normal cases, a MFTP which is faster than 5 ms is considered safe for a non-flicker guarantee. Fig.1 shows an illustrative example to introduce how run-length and bit probability distribution affect to the flicker of VLC systems in case of light is modulated by OOK method. When data is modulated by Manchester coding, the maximum run-length is limited to 2 while the ratio of bit-0 and bit-1 are always equal in all cases. On the contrary, bit-distribution and run-length of non-RLL cases are arbitrary. Therefore, non-RLL approaches potentially cause flickers which could be recognized at the LED bulbs. As a result, whenever the non-RLL scheme is considered for VLC systems, the run-length and centralized bit probability distribution should be carefully investigated. Also, the lowest transmit frequency that can guarantees flicker mitigation should be considered in such non-RLL OOK VLC systems.
Why the hardware implementation of VLC
transmitter and receiver is important? Fig.2 shows an example of a typical VLC-based indoor localization system in which VLC transmitter's function blocks are mainly processed by a firmware program on a trivial micro-controller; while the VLC receiver and positioning algorithm are executed on a firmware program of a user's portable device [6] . Furthermore, an optional part of the VLC transmit (TX) package is the wireless programmer which helps configure the firmware on the low-end micro-controller remotely. It can be found that when VLC-based indoor positioning system is applied inside a large building, in which hundreds or thousands of VLC-LED bulbs required. In this case, the implementation cost increase linearly because each micro-controller is dedicated for only one VLC-LED anchor [6] , or several LEDs [9] . Moreover, each VLC-beacon package takes more space to integrate the programing circuits. On the other hand, if we assume that only one micro-controller is employed to control many VLC-LED beacons and long wires are used for routing to LED bulbs through VLC TX front-ends. As a result, encoding of FEC and RLL codes is processed sequentially on MCU's firmware before encoded data is feed to numerous of VLC TX beacons. Although, FEC encoding or RLL encoding are not time-consuming tasks. However, to due with a large number of VLC transmitters, this scenario sometimes limits the smooth operation of the VLC-based beacon system in which its time constraints and flicker mitigation must be guaranteed. Moreover, due to the limited capability of the low-end micro-controller, only a few VLC-based beacons are well managed by one micro-controller. Hence, this restricts the scalability of the VLC-based indoor localization systems.
On the contrary, VLC receiver's function blocks which include decoding of RLL and FEC codes are purely processed on user's portable device. However, some soft-decoding algorithms of RLL and FEC have been proposed recently in VLC systems [10, 11, 12, 13] . These solutions help improve the performance of the VLC receiver; however, they are potentially timeconsuming tasks with many complex mathematic computations. Besides, fastidious users always expect realtime responses or for their indoor positioning application. Therefore, VLC soft-decoding receivers or localization algorithms need to be optimized or Regarding with reasons mentioned above, we have proposed two dedicated hardware implementations of VLC transmitter and receiver. The overview of our proposal is briefly presented in Fig.3 . In particular, we have utilized the parallel processing capability of the FPGA to implement VLC transmitters inside an FPGA which connects to many TX front-ends in the LED-beacon network. Specifically, one VLC transmitter hardware executes tasks, for instance, modulation with coding, random multiple access or inter-frame flicker mitigation [6] . Accordingly, ID information of each VLC-LED bulb is processed directly at each VLC transmitter right after the center MCU pushes coarse bits to GPIO ports. Therefore, only one microcontroller is required to monitor all the IDs issued for all LED bulbs. At the user device, the dedicated VLC receiver ASIC is expected to enhance the processing time of soft-decoding of FEC or RLL codes, which contains heavy mathematic computations e.g. multiplication, exponential, logarithm functions and so on [13, 11] . Hence, VLC-based indoor localization systems can be operated smoothly without recognizable delays. In this paper, we introduce a couple of hardware implementations with VLSI architectures of the proposed compact VLC transmitter/receiver; in which essential problems related to flicker mitigation and softdecoding of RLL and FEC are clearly discussed. Table 1 summarizes proposals related to FEC and flicker mitigation for VLC. The conventional solution is defined in the IEEE 802.15.7 standard, which employs Reed-Solomon (RS) codes, Convolutional Codes (CC) and RLL codes with hard-decoding of RLL codes (hard-RLL) [14] . However, hard-RLL methods of inner RLL codes limit to hard-decoding of outer FEC codes [14, 15, 16] ; consequently, the error-correction performance of the entire VLC system is restricted. Recently, soft-decoding RLL (soft-RLL) solutions have been proposed in [10, 11, 12, 13] . These techniques permit softdecoding FEC algorithms to be applied to improve the bit-error-rate (BER) performance of the VLC system, 
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PD FPGA Figure 3 The proposed VLC-LEDs beacons network based on our hardware works but they also require heavy computational efforts, with many additions and multiplications. Zunaira et al. have proposed replacing the classic RLL codes with a recursive Unity-Rate Code (URC) or an Unary-Code as the inner code, and a 17-subcode IRregular Convolutional Code (IRCC) is selected for the outer code [17, 18] . Although these methods can achieve different dimming levels with good BER performances; however, the system latency is increased with the iterative-decoding schemes. In addition, the reported codeword length is rarely long, which ranges from 1000 to 5000 bits, reduces the compatibility of this proposal to VLC-based beacon systems [5, 6] in which beacon-based frame sizes are always small. As an alternative approach, Kim et al. have proposed a coding scheme based on modified Reed-Muller (RM) codes [16] . Although this method can guarantee DC balance at exactly 50%, it has the inherent drawbacks of a deducted code rate and an inferior error-correction performance compared with turbo codes, low-density parity-check (LDPC) codes or polar codes. In addition, Lee and Kwon have proposed the use of puncturing and pseudo-noise sequence scrambling with compensation symbols (CS) [19] . This proposal can achieve very good BER performance; however, puncturing with CSs will lead to redundant bits in the messages, thereby reducing the transmission efficiency. Another coding scheme based on the fountain code, which has greatly improved the transmission efficiency, is mentioned in [20] . However, this scheme requires feedback information and thus is not suitable for broadcasting scenarios in VLC-based beacon systems. Xuanxuan Lu et al.
have reported a new class of enhanced Miller codes, termed eMiller codes which is a class of RLL codes known for high-bandwidth efficiency [21] . Besides, she also proposed an improved version of Viterbi algorithm, termed mnVA to further enhance the performance of her proposed eMiller code. It can be seen from her simulation results that eMiller helps improve the performance of the whole VLC system; and this code seems to be a promising candidate for VLC applications. However, we have found two main drawbacks of this approach are the unoptimized code-rate = 1/2 of the eMiller code (Table 2) , and an increasing in computational complexity. Table 1 Overview of FEC algorithms and flicker mitigation solutions for VLC FEC solution Flicker mitigation RS, CC [14] Hard-RLL Multi-RS hard-decoding [15] Hard-RLL LDPC [22] Hard-RLL RS soft-decoding [10, 11] Soft-RLL Polar code [12, 13] Soft-RLL Irregular CC [17] Unity-Rate Code Irregular CC [18] Unary-Rate Code Reed-Muller [16] Modified original code Turbo code [19] Puncture + Scrambling Fountain code [20] Scrambling Convolutional code, Viterbi [21] Enhanced Miller code Polar code (N =2048) [8] Flicker-free Proposed method (K=158, N =256 ) Flicker-free (JEITA's beacon frame size)
Advantages of Polar code are exploited deeply together with soft-decoding of RLL codes have been introduced at [12, 13] . According to these publications, Manchester and 4B6B codes are used as RLL solutions for the VLC system. As a result, their BER performances have been improved remarkably with a flexibility of Polar code's code-rate. However, we found that the code-rate = 1/2 of Manchester code, or coderate = 0.67 of 4B6B (summarized at the Table 2 ) are also not the best optimization solution for channel efficiency enhancement, if compared with non-RLL approaches. Fanget al. have recently proposed a non-RLL polar-code-based solution for dimmable VLC systems [8] . This approach has shown promising results in weight distribution and run-length distribution. Moreover, this solution also shows an improved transmission efficiency while achieving a high coding gain compared with RS and LDPC codes. We have found that this solution can overcome most of the drawbacks of the related works mentioned until now. Specifically, it offers the non-iterative decoding with a low-complexity. Also, it has a flexible code-rate, and a high BER performance without requiring any feedback information. However, we found that the biggest obstacle of this proposal is the equal probabilities of short runs of 1's and 0's can only be achieved with a long codeword length; as chosen to be N =2048. Indeed, long data frames rarely be applied in low-throughput VLC systems, for instances, VLC-based beacon ones [5, 6] . It can be found that the non-RLL solution based only on a polar encoder [8] might not be applicable in such VLC-based beacon systems because DC balance is not guaranteed for short data frames.
In the later parts of this paper, we point out the unsolved problems of non-RLL flicker mitigation in VLCbased beacon systems. Additionally, as mentioned in Section 1.3, we introduce a couple of non-RLL beaconbased VLC transmitter and receiver and their VLSI architectures for the first time. In summary, our con- It follows from the Section 2, due to the small size of beacon-based data frames, a non-RLL DC-balance solution which dedicated for the VLC-based beacon systems seems still to be an unsolved problem. In this sec-tion, we introduce a non-RLL flicker mitigation solution which is designed for VLC-based beacon systems. Particularly, our flicker mitigation solution is the combination of a simple pre-scrambler placed at the outer code, with a (256;158) polar encoder placed at a inner code's position. Fig. 4 briefly introduces our proposal in style of block diagram. Table 2 summarizes a code-rate comparison of RLL and non-RLL solutions. It can be noticed that non-RLL solutions keep the system rate unchanged while removing the heaviness of RLL encode/decode blocks. Furthermore, FEC decoders also inherit from the removing RLL codes because soft-decoding of them can be implemented without difficulties in achieving LLR values. However, DC-balance and run-length should be controlled strictly in such non-RLL VLC systems. In a digital transmission system, a data scrambler plays an important role because it causes energy to be spread more uniformly. At the transmitter, a pseudorandom cipher sequence is modulo-2 added to the data sequence to produce a scrambled data sequence.
Describe the generating polynomial P(x) as:
where c 0 = 1 and is equal 0 or 1 for other indexes.
We have found that the output bit probability distributions of pre-scramblers in different generating polynomials seem to differ slightly. Therefore, we propose a simple generating polynomial presented in (2) to reduce the number of shift registers required for a prescrambler.
Meanwhile, polar codes can be classified into two types: non-systematic and systematic codes. Typically, a polar code is specified by a triple consisting of three parameters: (N, K, I), where N is the codeword length, K is the message length, and I is the set of information bit indices. Let d be a vector of N bits, including information bits. The generator matrix is defined as G = (F ⊗n ) I . Then, given a scrambled message u of K Figure 4 Block diagram of the proposed VLC transmitter/receiver hardware architecture bits in length, a codeword x is generated as given in (3).
A Polar encoder is formed of many layers of XOR gates, with a complexity of N 2 log 2 N XORs. There is one fact that systematic polar codes were introduced to achieve better error-correction performances compared with non-systematic codes [23] . However, due to the information bits transparently appear as a part of the codeword, we have found that the output bit-probability distribution of a systematic Polar encoder (SPE) is not well centralized. On the other hand, the output bit probability distribution of an nonsystematic Polar encoder (NSPE) naturally becomes centralized approximately 50% 1's and 50% 0's when the codeword length is long enough [8] .
In summary, we have selected the Polar code as the main FEC scheme for our VLC-based transmitter/receiver due to several reasons: 1 The encoder's output bit probability distribution is naturally centralized when long codewords are applied in the system. 2 Unusual code rates are supported. Specifically, a (256;158) polar code, which has a code rate of 0.617, is suitable for a beacon-based frame size of K =158. 3 High error-correction performance can be achieved with a low hardware complexity [24] . 4 The inherently short run lengths of a polar encoder can be useful in mitigating the lighting flicker [8] . A pre-scrambler can help to ensure the fast convergence of the output probability distribution of an inner (256;158) Polar encoder. As a result, DC balance in a VLC-based beacon system can be guaranteed by the proposed transmitter depicted in Fig.5 . As mentioned in Section 2, it seems that Polar code is an optimal candidate for a FEC solution in VLC receiver [8, 13] . In Section 3, we have also introduced a pre-scrambled Polar encoder as a non-RLL flicker mitigation in case of beaconsized codewords which defined by JEITA are applied in the VLC-based beacon systems. In fact, the IEEE 802.15.7 standard has stated that Reed-Solomon (RS) and convolutional codes are preferred over low density parity check (LDPC) codes in order to support short data frames, hard-decoding with low complexity [14] . We found that flexible code-rates of the Polar code can support any sizes of data frames [23] . Also, its soft-decision decoding can improve the reliability of the VLC systems compared with RS and convolutional codes. Moreover, the inherent low-complexity characteristic of Polar code's encoding and Successive-Cancellation (SC) decoding is suitable for being applied in VLC receivers.
In the proposed VLC transmitter described in Fig.4  Fig.5 . Firstly, 128-bit ID information data is wrapped by a frame encapsulation procedure to form a 158bit beacon-based frame [5] . Next, the 158-bit frame is scrambled by a pre-scrambler. Due to a simple generating polynomial (2) is applied, only four registers and one XOR gate are required to create a pre-scrambler. The frozen bit inserter plays a role of inserting N − K frozen bit indices into different positions of a 256-bit frame. In particular, in case JEITA's 158-bit beaconbased frame is applied, 98 frozen-bits are inserted at positions defined at the Polar code construction stage. After frozen bits are inserted, the pre-scrambled 256bit frame is encoded by a Polar encoder (256;158) to create a bit stream in which the DC-balance can be guaranteed even without any RLL codes. Regarding with the Polar encoder, we have implemented a recursive combinational architecture for the Polar encoder, in which 2 N -code-length encoders are created by N/2 XOR gates and two 2 N −1 -code-length encoders Fig.5 . Due to the block encoding characteristic of Polar encoder, the Serial-to-Parallel (S2P) block is implemented to prepare the pre-scrambled serial bit-stream to a 256-bit register. This register is the input register of Polar encoder. Also, Parallel-to-Serial (P2S) block converts parallel Polar encoded bits to serial bit stream before being modulated by the OOK block. Finally, the VLC TX front-end converts the OOK-modulated signals to light signals and broadcast them to the air. Specifically, we have also assembled a VLC TX frontend that successfully transmit information through a normal 5V LED with a transmit frequency up to 2.5 Mhz. Fig.6 shows our FPGA-based VLC demonstration system in which distorted signals are received at the VLC RX front-end, then it is displayed on the oscillo-scope. Specifically, we have found that distortions appear in two experimental scenarios. Firstly, when the transmit frequency is higher than the maximum frequency that RX front-end can receive. Secondly, when the distance between TX LED and RX front-end increases in space. Also, distortions of the received signals also appear with shrunken peak-to-peak voltages (Vpp). Distorted received signals are usually the cases cause reliability of the VLC system deducted because hard-decoding of RLL and FEC are often the default selections in most VLC receivers [14] . In this paper, we introduce a 3-bit soft-decision filter which is implemented at VLC receiver to support soft-decoding of RLL and FEC decoders in real VLC receiver prototypes.
Hardware architecture of the VLC receiver 4.2.1 3-bit Soft-Decision Filter
Specifically, in the case of VLC AWGN channel, a sequence of the LLR values which is necessary for softdecoding of FEC decoder, are expressed by Eq.4.
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Transmitter Receiver RX Front-end TX Front-end LED Figure 6 Distorted received signals due to the bad channel settings photodiode where y i is the received sample and the conditional probability is generally calculated as Eq.5.
3-BIT SOFT-DECISION FILTER
where µ ∆ and σ ∆ are the mean value and standard deviation for ∆ = 0, 1. However, when making real prototype of soft-decoding VLC receiver, we found that it is unfeasible in estimating the LLRs using such Eq.(4) and Eq.(5) due to µ ∆ and σ ∆ can not be estimated in real optical wireless channels. Therefore, in this paper, we propose applying a soft-decision filter which is first introduced in optical communication systems for our VLC receiver prototype [25] . Fig.7 shows the proposed hardware architecture of 3bit decision filter that we have implemented. Firstly, an analog-to-digital converter (ADC) converts analog signals received from the RX front-end to digital signals. The 3-bit soft-decision filter analyses these digital signals and calculate LLR values to feed to soft-decoding Polar decoder. The soft-decision filter includes 2 N −1 decision thresholds to compare with the incoming received signal, where N is the number of quantization bits. Previous research on soft-decision filter in optical communication systems has shown that 3-bit soft decision was the optimum solution [25] . In the case of N=3 for 3-bit soft decision, we established seven threshold voltages from V t+3 to V t−3 which are calculated from equations given in Eq.6. We have defined
Soft-Decision Filter
Parallel to Serial (P2S) Output Figure 8 The hardware architecture of our non-RLL VLC receiver a mapping table with output LLR values are carefully chosen from training simulation results on MATLAB. Table 3 shows ranges of comparison and their output LLR values. The sequence of 9-bit LLR results of mapping lookup-table are buffered and quantized by a block named Transformer, before passing them to the Polar decoder. Fig.8 shows the proposed hardware architecture of our non-RLL VLC receiver. Firstly, as explained in Section 4.2.1, the proposed 3-bit soft-decision filter enables applying a soft-decoding Polar decoder at the VLC receiver to increase the reliability of the system. Indeed, the soft-decision filter passes 256 LLR values to the parallel inputs of the SC polar decoder. Compared with conventional architectures of the Polar decoder, our implemented polar decoder (256;158) has three unusual features. Firstly, 8 layers of processing elements (PEs) are purely processed by the combinational logic, because we have removed all inter-mediate registers to reduce the decoding latency. Secondly, the last stage's PE is modified to output two decoded information bits every each clock cycle. These two modified points have been presented in our previous work [24] . Thirdly, we have implemented a partial sums generator (PSG) based on Polar encoders with various code-length sizes, and integrate the PSG into the scheduling control block of the SC Polar decoder. The decoded data is converted to serial form and is descrambled by a descrambler. Finally, the frame decapsulation block removes the SOF and EOF fields to extract the ID data.
Successive cancellation (SC) Polar decoder and descrambler
Results and discussion
Flicker mitigation results
In the previous non-RLL solution work based only on a polar encoder [8] , the authors have demonstrated the fluctuation of the code weight distribution around the 50% dimming level. Specifically, in the case of a polar encoder with 2048-bit codewords, the percentage of one bits was reported to fluctuate in the range of (42.1875%, 57.8125%).
However, we have found that this fluctuation range can only be achieved when the proportions of 1's and 0's in the input data (before the FEC encoder) are both equal to approximately 50%. Unfortunately, the bit ratio of the input data is unknown beforehand because of the randomness of these data, and this input bit ratio greatly affects the output bit ratio of the FEC encoder. In this paper, we evaluate our proposed method using a worst-case input bit ratio corresponding to 10% zero bits and 90% one bits. A simulation was performed using 10,000 158-bit data frames. If the minimum and maximum bit ratios are included, the real fluctuation range of the output bit probability distribution of a polar encoder with 2048-bit codewords is (41.25%, 61.25%). From the experimental results presented in Fig.9 , we can also see that the bit distribution of an NSPE shows a little bit more centralized than that of a SPE regardless of whether pre-scrambling is applied. Especially when a pre-scrambler is not used, the probability distribution of the SPE tends toward 85% one bits because it is greatly affected by the input bit probability distribution. Fig.9 shows the impact of a pre-scrambler on the output bit probability distribution of the NSPE and SPE. Notably, DC balance is not guaranteed in the case of a (256;158) polar code if a pre-scrambler is not applied because the encoder's output bit probability distribution is spread over a large range of percentages (32.5%, 85%). However, when a pre-scrambler is used, the output fluctuation range of the pre-scrambled (256;158) polar encoder is (41.25%, 63.75%), whereas the fluctuation ranges of polar encoders with codeword lengths of 2048 and 1024 are (41.25%, 61.25%) and (38.75%, 67.5%), respectively, which is shown in Fig.10 . Thus, pre-scrambling causes the output bit probability distribution of a (256;158) NSPE to be approximately equal to those of (1024;512) and (2048;1024) encoders.
The bit-probability distribution results presented in Fig.9 and Fig.10 demonstrate that a pre-scrambler combined with a Polar encoder is useful for ensuring faster convergence to a centralized output bit probability distribution. Accordingly, DC balance can be guaranteed in VLC-based beacon systems with a short data frame length of 158 bits. Compared with the non-RLL DC-balance solution based only on a polar encoder with 2048-bit codewords presented in [8] , the proposed method can achieve the same output bit probability distribution with a codeword length that is shorter by a factor of 8.
Evaluating the flicker mitigation also requires a consideration on run-length of all packets. In the MAT-LAB simulation model, we have sent 10000 frames with the percentage of bit-0 in each 158-bit data frame changes from 0% to 100%. The results have been presented in graphs at Fig.11 and Fig.12 . Accordingly, the maximum run-lengths are reduced remarkably in case of pre-scrambled technique is applied for Polar encoders. Specifically, the maximum run-length reduction gain that NSPE can achieve is 1.9; while an even better effect that SPE has achieved, is the gain of 4.08 when 90% of bit-0 appears in a data frame. About the relationship between maximum run-length and minimum flicker mitigation frequency, we introduce a simple equation (Eq. (7) ) that may be useful to estimate the minimum transmit frequency. Specifically, F minF M is the minimum frequency that flicker mitigation is guaranteed; maxRL is the maximum run-length and MFTP is stated around 5 ms [8] . Hence, the minimum frequency that the flicker mitigation in our proposed system is guaranteed is 2.5 Khz, which is still much smaller than the minimum frequency defined in [14] . The block diagram of the proposed architectures of the VLC transmiter and receiver are presented in Fig.4, Fig.5, Fig.6 . The proposed hardware architecture is described by Verilog HDL language before it is synthesized by Quartus II software. The selected targeted device is Cyclone IV EP4CE115F29C7 FPGA. FPGA synthesis results of our VLC transmitter and receiver are given in Table 4 . It can be seen that the consumed resource of the receiver is much more than the transmitter one. The consumed LE/LUT of our transmitter takes only 1.65% of the Cyclone IV FPGA. This result implies that there are around 60 VLC transmitters can be implemented on the same FPGA. Regarding to this result, we expect that multi-VLC-transmitters could be implemented on one FPGA to reduce the cost and enhance the performance of the VLC system (Section 1.3). Table 5 ,6 summarize the logic resource that components of our transmitter and receiver have consumed. At the transmitter, the Polar encoder is the biggest block which takes around 76% of the whole VLC transmitter. On the other hand, the prescrambler only takes less than 1% resource of the whole transmitter but it provides an effective solution in centralizing bit-probability distribution (Section 5.1). At the receiver, the Polar decoder block is the most heavy one. Specifically, it takes more than 85% resource of our receiver. Whereas, the soft-decision filter occupies around 11%, and the descrambler only takes an unnoticeable amount of logic cells. The maximum frequency of the VLC transmitter can be up to more than 382 Mhz because the polar encoder is created mostly from modulo-2 computations which are simple elements. On the contrary, the receiver's maximum frequency is reported at 29.31 Mhz. The reason for this relatively low frequency is as we mentioned in Section 4.2.2; due to the nature of VLC-based beacon systems, high-throughput is not a high-priority criteria in VLSI architecture design. Therefore, we have implemented a architecture based on combinational logic for the network of PEs; hence, this causes an increase in delay of PEs-network and a deduction of frequency. Moreover, the synthesis results of consumed LEs/LUTs of transmitter and receiver are strongly affected by the codelength of Polar encoder/decoder. Specifically, We have noticed that the amount of consumed LEs/LUTs almost duplicate when the code-length increase 2 times. Table 7 introduces some ASIC synthesis results of our VLC transmitter and receiver. Specifically, we have utilized the Synopsys' Design Compiler RTL synthesis tool in which the VDEC's Rohm technology library 180nm is selected. Besides results of power consumption and area are reported, we also evaluate the throughput, energy-per-bit and hardware efficiency of implemented transmitter/receiver based on equations given in this paper's appendix (8, 9, 10) [26] . 5.3 Bit error rate (BER) and frame error rate (FER) performances Fig.13 shows the BER performances of our proposed VLC system in which both systematic and nonsystematic Polar codes are applied to evaluate the BER performances. We have selected some typical joint FEC-RLL and non-RLL FEC solutions for comparison. It can be seen that the BER performances of our proposed system outperform current related works. Specifically, Fig.13 shows that at a code-rate = 0.62, our non-RLL Polar-code-based system outperforms RS-code-based ones at code-rates 0.49 (11/15 * 4/6), 0.31 (7/15 * 4/6) and 0.13 (15/3 * 4/6) which are mentioned in [10, 13] . Also, in Fig.13 , we also put BER performances of other related works mentioned in [13, 15, 21, 22] into the same graph with our BER performance lines. It can also be noticed that, our prescrambled non-RLL Polar code-based solutions have preeminent BER performances although their humble code-rates compared with the related works. Furthermore, an evaluation of frame error rate (FER) has been presented in Fig.14 in which our non-RLL solutions also surpass related works introduced in [10, 13] . However, although systematic Polar decoder always shows a better BER performance than the non-systematic decoder does; the FER performance of these two decoders are always equal in all cases. Actually, this is not a strange discovery cause it has been mention in previous systematic Polar decoder work [27] .
Hardware implementation results
Conclusions
We have introduced a non-RLL flicker mitigation solution which consists of a pre-scrambler based on a simple generating polynomial combined with a Polar encoder. The proposed method has a centralized bit probability distribution with the distribution range is determined in (43.75% -63.75%). Moreover, the maximum run-length is reduced up to 4.08 times when pre-scrambler is applied with a SPE; and up to 1.9 times when it is applied with a NSPE. Therefore, DCbalance can be maintained even with the short data frames used in VLC-based beacon systems. Moreover, the non-RLL nature of the proposal reduces the complexity of both VLC transmitter/receiver with great improvements on information code-rate. Besides, we have introduced a soft-decision filter which can help the soft-decoding of polar code is implemented in real VLC receiver prototypes to enhance the errorcorrection performance. As a result, BER and FER performances of the proposed system have outperformed current approaches while remaining a good code-rate (0.62). In addition, we have introduced a couple of hardware architectures for the proposed non-RLL VLC transmitter and receiver which their FPGA and ASIC synthesis results are given in details. 
Appendix A
Thoughput [b/s] = N [b] D N [sec](8)
